Open Access Open Access  Restricted Access Subscription Access

ESL design and optimization Method

Mr. S K Pramod Reddy*


The ever-increasing design complexity of modern-day virtual structures makes it vital to expand digital device-stage (ESL) methodologies with automation and optimization within the higher abstraction degree. How the concurrency is modeled inside the utility specification performs a great role in ESL layout frameworks. The country-of-art concurrent specification fashions are not appropriate for modeling task-degree concurrent conduct for the hardware synthesis layout glide. based on the concurrent collection (CnC) model, which presents the maximum freedom of assignment rescheduling, we endorse challenge-stage facts model (TLDM), targeted at the project-degree optimization in hardware synthesis for statistics processing packages. Polyhedral fashions are embedded in TLDM for concise expression of assignment times, array accesses, and dependencies. Examples are proven to demonstrate the advantages of our TLDM specification compared to other extensively used concurrency specs.

Full Text:



Gerstlauer, C. Haubelt, A. D. Pimentel, T. P. Stefanov, D. D. Gajski, and J. Teich, “electronic device-level synthesis methodologies,” IEEE Transactions on computer-Aided layout of incorporated Circuits and structures, vol. 28, no. 10, pp. 1517–1530, 2009.

A. Sangiovanni-Vincentelli, “Quo vadis, SLD? Reasoning approximately the tendencies and demanding situations of device stage design,” proceedings of the IEEE, vol. ninety five, no. three, Article identity 4167779, pp. 467–506, 2007.

“An independent assessment of the AutoESL autopilot high-stage synthesis tool,” Tech. Rep., Berkeley design technology, 2010.

C. A. R. Hoare, “communicating sequential techniques. Commun,” Communications of the ACM, vol. 21, no. 8, pp. 666–677, 1978.

E. A. Lee and T. M. Parks, “Dataflow method networks,” proceedings of the IEEE, vol. 83, no. five, pp. 773–801, 1995.

D. Harel, “Statecharts: a visible formalism for complex systems,” technological know-how of pc Programming, vol. 8, no. three, pp. 231–274, 1987.

E. A. Lee and D. G. Messerschmitt, “Synchronous facts go with the flow,” complaints of the IEEE, vol. 75, no. 19, pp. 1235–1245, 1987.

Intel—Concurrent Collections for C/C++: consumer’s guide, 2010,

J. Cong, G. Reinman, A. Bui, and V. Sarkar, “Customizable area-precise computing,” IEEE layout and test of computers, vol. 28, no. 2, pp. 6–14, 2011.

Lee and A. Sangiovanni-Vincentelli, “A framework for comparing fashions of computation,” IEEE Transactions on computer-Aided design of integrated Circuits and structures, vol. 17, no. 12, pp. 1217–1229, 1998.


ARC CSP model checking environment, 2010,

R. Allen, a proper technique to software architecture, Ph.D. thesis, Carnegie Mellon, school of laptop science, 1997, Issued as CMU Technical report CMU-CS-ninety seven-one hundred forty four.

T. Murata, “Petri nets: properties, evaluation and packages,” proceedings of the IEEE, vol. 77, no. four, pp. 541–580, 1989.


  • There are currently no refbacks.