Low-Latency RLS Architecture for FPGA Implementation With High Throughput Adaptive Applications

Praveen Reddy, Dr.Baswaraj Gadgay


A novel architecture for QR-decomposition-based (QRD) recursive least squares (RLS) is presented. It offers low idleness for applications where the channel balance and versatile separating is obligatory. This approach lessens the calculations by reworking the conditions in a way that lets extraordinary equipment asset sharing by reusing comparable qualities in various calculations. Additionally, accuracy run change (PRC) takes into consideration joining complex activities, for example, root square and division with least impact on the general quantization blunder. Hence, an efficient Look Up Table based solution has highly enhanced the performance of the design by 2.7 times with respect to the previous works

Full Text:



S. S. Haykin, Adaptive Filter Theory: Pearson Education, Limited, 2013.

S. C. Chan and Y. J. Chu, "A New State-Regularized QRRLS Algorithm With a Variable Forgetting Factor," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 59, pp. 183-187, 2012.

G. Jian-Feng, S. C. Chan, Z. Wei-Ping, and M. N. S. Swamy, "Joint DOA Estimation and Source Signal Tracking With Kalman Filtering and Regularized QRD RLS Algorithm," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 60, pp. 46-50, 2013.

J. A. APOLINARIO, QRD-RLS Adaptive Filtering: Springer, 2009.

K. R. Santha, B. C. Chava, K. Bragadishwaran, and K. Chandru, "FPGA implementation and resource utilization for QRD-RLS systolic array for signal processing applications," in TENCON IEEE Region 10 Conference, 2009, pp. 1-5, 2009.

J. M. a. E. F. D. a. K. K. Parhi, "Pipelined Cordic Based QRD-RLS Adaptive Filtering Using Matrix Lookahead," Conference: Signal Processing Systems, 1997.

Hardware-Software Co-design of QRD-RLS Algorithm with Microblaze Soft Core Processor" by Napur Lodha, Nivesh Rai, Rahul Dubey, Hrishikesh Venkataraman in the Third International Conference on Information Systems, Technology and Management (ICISTM-09), 2009, pp. 197 - 207, 2009.

M. Karkooti, J. R. Cavallaro, and C. Dick, "FPGA Implementation of Matrix Inversion Using QRD-RLS Algorithm," in Signals, Systems and Computers, 2005. Conference Record of the Thirty-Ninth Asilomar Conference on, 2005, pp. 1625-1629, 2005.

H. K. W. M. Gentleman, "Matrix Triangularization by Systolic Arrays," Real-Time Signal Processing, vol. 298, pp. 19-26, 1981.

C. Dongdong and M. Sima, "Fixed-Point CORDIC-Based QR Decomposition by Givens Rotations on FPGA," in Reconfigurable Computing and FPGAs, International Conference on, pp. 327-332, 2011.


  • There are currently no refbacks.