

A Survey: R-2R Digital to Analog Converter Implementation Using Cadence EDA Tool

Dr. N. Saravanakumar¹, Saranya. S² ¹Assistant Professor III, ²PG Student ^{1,2}Department of Electronics and Communication Engineering, Bannari Amman Institute of Technology, Erode, Tamil Nadu, India Email:saravanakumarn@bitsathy.ac.in DOI: http://doi.org/10.5281/zenodo.2604961

Abstract

An option in contrast to the binary weighted-input DAC is the supposed R/2R DAC, which utilizes less special resistor esteems. A disservice of the A digital-to-analog converter which depends on the R-2R stepping stool is investigated for low power utilization i.e.27.04 mW, low dynamic chip territory for example 0.054 mm2 and low DNL for example 0.03. R-2R DAC is executed utilizing rhythm virtuoso device in 180nm CMOS process. The main components used are an operational amplifier and R-2R ladder network. Op-amp is made up of two stages. The first stage of op-amp consists of a differential amplifier and the second stage consists of common source amplifier. The first stage is used to get high gain and the second stage increases output swing and gain of the first stage.

Keywords: Digital-to-analog, tool, resistor, dynamic, amplifier

INTRODUCTION

A digital-to-analog converterDAC, D/A, D2A, or D-to-A) will be a framework that changes over a computerized flag into a

simple flag. A simple to computerized converter (ADC) plays out the turnaround capacity.



Figure 1: DAC Block Diagram

Any time a signal is converted from one format to another; there is a potential loss of quality. In this manner, it is essential to have an astounding DAC whether you are

changing over sound or video signals. Similar remains constant when playing out the contrary change, which requires a simple tocomputerized converter, or ADC.



Types of DAC

Binary Weighted Resistor

R-2R Ladder type.previous DAC configuration was its prerequisite of a

Binary Weighted Resistor

few diverse exact info resistor esteems: one of a kind esteem for every parallel information bit.



Figure 2: DAC Circuitry using op-amp with Binary Weighted Resistors.

The number of switches each bit is applied for inputsignal.

The binary weighed resistor is analogous inversely proportional to the to mathematical significance digital signal. Vref is a reference voltage.

Mill man's theorems by analyzing used to mathematical device. The voltage surface at any network resistance is identical to the addition of the current access the in complete by the addition of the transmission connected to the mode.

Binary weighted resistor Consider that the resistor R1, R2, R3..... Rn.

R1=R(1)R2=2RR3=4R(2) $R_n = (2^{n-1})R$ (3)

R-2R Ladder type

The theory of R-2R ladder network is that fundamental current derivative terminated either input resistor. The reverse signal confrontation two available paths other moderate current. These flows back approaching other half of magnitude doest reach the operational amplifier, and therefore have in reaction on the output voltage. The overall resistances of both paths are the same (also R-2R), so the entering current division equally one and the other paths. The moderate that returns the path approaching for operational amplifier on the ladder consider overcome the output. The inverting input of the opamp is at virtually. Current flowing in the component of the ladder network is then directed by switchpositions.

 $V0 = VR^{*}(RF/R) [b1/2^{1} + b2/2^{2} + b3/2^{3} + b$ $b4/2^4$]





Figure 3: Implemented R-2R DAC.

There are used basic two bit using R-2Rladder DAC circuit using operational amplifier. If used to only two values of resistors are desire. The switch positions determine the binary word (i.e. B1 B0). The typical value of feedback resistor is RF = 2R. The resistance R is normally selected any value between 2.5 k Ω to 10 $k\Omega$. The generalized analog output voltage equation can be given as The operation upon ladder type DAC is related with the binary word (B1B0=01) the above circuit can be drawn as, The DAC circuits we have consider at, has some practical limitations. The considerable problem is the large difference in resistor values

between the LSB and MSB, particularly in high- resolution DACs.

Circuits that uses resistance's fairly close in value are the R/2R ladder network. Here the resistance values span a range of only 2 to 1. Binary weighted resistor extensive scope of resistors with important high exactness for low resistors. It requires low switch protections in transistors. Contrasting and double weighted resistor, R- 2R ladder resistor is just two resistor esteems are utilized in R-2R stepping stool compose. It doesn't require as exactness resistors as Binary weighted DACs. It is and simple shoddy to produce.



$$\frac{V_A}{\frac{2}{3}R} + \frac{V_A - V_B}{R} = 0$$

$$\frac{3V_A + 2V_A - 2V_B}{2R} = 0$$

$$\frac{3V_A}{2R} + \frac{V_A - V_B}{R} = 0$$

$$5V_A = 2V_B$$

$$V_B = \frac{5V_A}{2}$$

D/A converters are accessible with wide scope of details determined by producer. A portion of the vital determinations are Resolution, Accuracy, linearity, monotonicity, transformation time, settling time and steadiness.

Resolution

Resolution is characterized as the quantity of various simple yield voltage levels that can be given by a DAC or on the other hand goals is characterized as the proportion of an adjustment in yield voltage coming about for a difference in 1 LSB at the advanced information. Just, goals is the estimation of LSB.

Linearity

Linearity mistake is the most extreme deviation in step measure from the perfect advance size. Some D/A converters are having a linearity mistake as low as 0.001% of full scale. The linearity of a D/A converter is characterized as the accuracy or precision with which the advanced info is changed over into simple yield. A perfect D/A converter produce square with augmentations or step sizes at yield for each adjustment in equivalent additions of parallel info.

Monotonicity

A Digital to Analog converter is said to be monotonic if the simple yield increments for an expansion in the computerized information. A monotonic characteristic is essential in control applications. Otherwise it would lead to oscillations. If a DAC has to be monotonic, the error should be less than \pm (1/2) LSB at each output level. Henceforth all the D/A converters are planned with the end goal that the linearity mistake fulfills the above condition. At the point when a D/A Converter doesn't fulfill the condition portrayed above, at that point, the yield voltage may diminish for an expansion in the parallel information.

Conversion Time

It is the time taken for the D/A converter to produce the analog output for the given binary input signal. It depends on the response time of switches and the output of the Amplifier. D/A converters speed can be defined by this parameter. It is also called as setting time.

Settling time

It is one of the important dynamic parameter. It represents the time it takes for the output to settle within a specified band \pm (1/2) LSB of its final value following a code change at the input (Usually a fullscale change). It relies upon the exchanging time of the rationale hardware because of inner parasitic capacitances and inductances. An average settling time ranges from 100 ns to 10 us relying upon the word length and sort of circuit utilized.

Stability

The capacity of a DAC to deliver a steady yield all the time is called as Stability. The execution of a converter changes with float in temperature, maturing and control supply varieties. So every one of the parameters, for example, balance, gain, linearity mistake and monotonicity may transform from the qualities Specified in the datasheet. Temperature affectability characterizes the strength of a D/A converter.

LITERATURE SURVEY

PayalJangra and Rekha Yadav[3] proposed to discrete contribution to a computerized to-simple converter which is rely upon the R-2R stepping stool is consider for low power utilizationi.e.



27.04 mW, low dynamic chip region i.e. .054 mm2 and low DNL i.e. 0.03. R- 2R DAC is executing utilizing rhvthm in 180nm CMOS virtuoso device process. The real parts utilized are an operation amp and R-2R stepping stool arrange. There are two stage using task amplifiers. The contained first stage task amp of a differential enhancer and the second stage includes essential source speaker. The principle organize is used to get high gain and the second stage grows yield swing and gain of the essential stage.

A 12-bit R-2R DAC is depicted and executes in rhythm virtuoso device utilizing 180nm CMOS process. This DAC is intended for low dynamic chip region, low power utilization, and low DNL. When contrasted with past work in 180nm innovation, control is lessened from

to 27.04mW and DNL is decreased from 0.6 to 0.03. Dissect from 130nm innovation, DNL is diminished from 0.7 to 0.03 and dynamic chip region is decreased from 0.072 to 0.054mm2. Dominik Przyborowski and Marek Idzik used to make the ceaseless converter for readout frameworks in high vitality remedial trials are displayed. The fundamental targets for the proposed DAC are little kick the bucket territory and high-swing voltage yield, low power utilization. The 10-bit DAC configuration depends on a current controlling design which incorporates a high-swing class AB yield enhancer. The standard ASIC is manufactured utilizing 2P-4M innovation. Examination of greatest differential (DNL) and incorporated (INL) nonlinearity both show 0.42 LSB. The aggregate power utilization is underneath 0.6mW while the center zone is 0.18. The outline and examination of a 10-bit, low control, little territory, high-swing CMOS DAC are introduced. The circuit center possesses 0.18. The DAC is completely utilitarian and the performed estimations are in great concurrence with recreations. Specifically, low power utilization was beneath 0.6 mW, and great most extreme INL (0.42 LSB) and greatest DNL (0.42 LSB) were estimated. This great linearity is successful number ofbits.

Estimations completely affirm the legitimacy the proposed of DAC engineering. It is demonstrated that the current controlling engineering, or, in other words of its high refresh rate points of interest, is aggressive and might be effectively connected in frameworks for which the low power utilization is а basicissue.

OP-AMP Design

The OP-AMP implemented in this paper is a two stage OP-AMP to get high gain.



Figure 5: CS Amplifier.



The first stage of OP-AMP consist of differential amplifier with current mirror is used to yield high gain, this stage rejects common mode signals like noise and amplifies differential signal.



Figure 6: Differential Amplifier.

Outline of R-2R stepping stool resistor DAC [2] begins with two phases OP- AMP. Along these lines, Op-amp with power utilization in the request of couple of small scale watts is to be outlined. Starting with this given power, and utilizing supply voltage of 1.8V out of 180nm n-well CMOS technology, estimation of aggregate current moving through the operation amp is computed. Information transistors are planned with the goal that most extreme current moves through them, as the information transistors choose the gain of operation amp.



SIMULATION RESULTS



Figure 7: Common Source Amplifier.



Figure 8: Differential Amplifier.





Figure 9: R-2R Ladder.



Figure 10: R-2R Ladder Schematic.





Figure 11: R-2R Ladder Waveform.

CONCLUSION

The straightforward (DAC) is a converter and is used to change over discrete signal input. R2R step is for 4bit, 12bit took a gander at for the district, control use, delay, information exchange limit, DNL like this parameter. R-2R DAC is realized using rhythm virtuoso gadget in A 12-bit R-2R DAC is arranged and executed in cadence virtuoso mechanical assembly using 180nm development and the above results were get. In future 12-bit R-2R DAC can be extended further and moreover area, power and deferral can be decreased.

REFERENCES

1. A Sowjanya, "Implementation of 4-bit R- 2R DAC on CADENC Tools", Invention Journal of Research Technology in Engineering & Management (IJRTEM), ISSN: 2455-3689.www.ijrtem.comVolume1Issue2| March.2016PP01-05.

 Dominik Przyborowski and Marek Idzik, "A 10bitLowPowerSmall-Area High- Swing CMOS DAC", IEEE Transactions on Nuclear Science. March 2010

DOI:10.1109/TNS.2009.2038054. Source: IEEE Explore.

 PayPal Jangra¹, Rekha Yadav², "Design of 12-Bit DAC Using CMOS Technology", International Journal of Innovative Research in Computer and Communication Engineering Design of CMOS Operational Amplifier in 180nm Technology, Volume 5 Issue



VI, June 2017.ISSN:2321-9653.

- 4. Anshul Agarwal, Design of Low Power 8- Bit Digital-to-Analog Converter with Good Voltage-Stability,CenterforVLSIandEmbedded System Technologies International Institute of Information Technology Hyderabad, India May2013.
- Ankit Upadhyay, Rajanikant M. Soni,3- bit R-2R Digital to Analog Converter with Better INL&DNL, IJEA,T ISSN: 2249 – 8958, Volume-2, Issue-3, February 2013. <u>https://www.daenotes.com/electronics/digi</u>

tal-electronics/digital-to-analogconverters.

Cite this article as: Dr. N. Saravanakumar, & Saranya. S. (2019). A Survey: *R-2Dr*. N. SaravanakumarR Digital to Analog Implementation Converter Using Cadence EDA Tool. Journal of VLSI Design and Signal Processing, 5(1), 33-42.

http://doi.org/10.5281/zenodo.260496