Open Access Open Access  Restricted Access Subscription Access

The Performance Analysis of Low Power Two Stage CMOS Amplifier

Priya ranjini rao

Abstract


This paper introduces a similar investigation of various parameters of broadly useful two phase CMOS Operational Amplifier. The outcomes introduced are gotten through schematic level reenactments utilizing the Cadence virtuoso Design System and a standard 45nm and 90 nm CMOS innovation process at working voltage 1.8v. Reproduction result affirms that the execution of the proposed 45nm innovation is better and having lesser force scattering when contrasted with ordinary innovation process. 


Full Text:

PDF

References


P R Pournima. Configuration of Rail-to-rail Opamp in 90nm Technology. IJSTE. 2014; 1(2): 38–44p.

AleksandarPajkanovic. A 130 nm Operational Amplifier: Design and Schematic Level Simulation.seventh International Meeting on Computational Intelligence, Communication Systems and Networks (CICSYN). 2015: 249–254p.

Siddharth, MehulGarg, AdityaGahlaut. Comparative investigation of CMOS Opamp in 45nm and 180 nm Technology. 2014; 4(7): 64–67p.

Amana Yadav. Configuration of Two-phase CMOS Op-Amp and Analyze the impact of scaling. International Journal of Engineering examination and Applications (IJERA). 2012; 2(5): 647–654p.

Priyanka Sharma, Rajesh Mehra. True Single Phase Clocking based Flip-Flop outline utilizing Different Foundries.International Diary of Advances in Engineering and Technology(IJAET). May 2014: 352–353p.

B. Razavi , Design of Analog CMOS Integrated Circuit. McGrow-Hill. 2001.

Neil H.E Weste, David Harris, Ayan Banerjee. CMOS VLSI Design: A Circuits and Systems Perspective. Third Edition. 2007.


Refbacks

  • There are currently no refbacks.