Open Access Open Access  Restricted Access Subscription Access

Outline of Twin Precision Multiplier with Low Power and Less Area using Clock Pipelining

Mahesh Channadasar, Nanda Kishore C V

Abstract


Configuration of a twin accuracy multiplier, which diminishes the range of the design. The current framework utilizes the twin accuracy multiplier as one n bit multiplier in view of the length of the inputs. Inconvenience of this framework is which involves huge range and requires more power, to tackle this issue another method to diminish the measure of engineering is presented. The framework diminishes half of range and 65% power by utilizing technique called clock pipelining.


Full Text:

PDF

References


Mead, , C., L. Conway. Introduction to VLSI lipschitz-hankel systems, massachusetts, addison-wesley, t. meng, asynchronous design for digital signal processing architectures. Ph. D. Thesis, University of California at Berkeley; 1988.

Meng, T. Design of clock-free asynchronous systems for real time signal processing. Proceedings of IEEE ICASSP; 1989.

Miller, R.E. Switching theory, John Wiley & Sons, Inc., New York; 1965.

Noll, T.G., D. Schmitt-Landsiedel, H. Klar et al. A pipelined 330-MHz multiplier. IEEE Journal of Solid-State Circuits. 1986; 21(3).

Noice, D.C. A clocking discipline for two-phase digital.

Wen, M.C., S.J. Wang, Y.M. Lin. Low power parallel multiplier with column by passing. IEEE International Symposium on Circuits and Systems. 2005.

Ohban, J., V.G. Moshnyaga, K. Inoue. Multiplier energy reduction through bypassing of partial products. IEEE Asia-Pacific Conference on Circuits and Systems. 2002; 13–17p.

Sung, G.N., Y.J. Ciou, C.C. Wang. A power aware 2-dimensional bypassing multiplier using cell–based design flow. IEEE International Symposium on Circuits and Systems. 2008.

Yan, J.T., Z.W. Chen. Low-power multiplier design with row and column bypassing. IEEE International SOC Conference. 2009; 227–230p.

Muhammad H. Rais. Hardware implementation of truncated multipliers using spartan-3AN, Virtex-4 and Virtex-5 FPGA devices. Am. J. Engg. & Applied Sci. 2010.

Anitha, R.,V. Bagyaveereswaran. Braun’s multiplier implementation using FPGA with bypassing techniques. International Journal of VLSI Design and Communication Systems (VLSICS). 2011; 2(3).


Refbacks

  • There are currently no refbacks.