Journal of Digital Integrated Circuits in Electrical Devices

• Home
• About
• Login
• Register
• Categories
• Search
• Current
• Archives

Home > Archives > Vol 1, No 1-2 (2016)

Table of Contents

Articles

The MATLAB Simulation and the Experimental Prototype Model are Developed and Tested with Unity and a Lagging Power Factor Loads Anurag Rana

PDF

Resource Scheduling in High Level Synthesis of Digital Filter using Differential Evolution Algorithm Atul Jadhav, Shilpa K. C

PDF

A New Approach for DSRC Architecture for Vehicular Safety and Non Safety Applications Basava Sandesh B.N, Jayaramaiah G.V, Srinadh Dornala

PDF

Resource Allocation Of Digital Filter In High Level Synthesis Using Particle Swarm Optimization Algorithm Kavya T D, Shilpa K C

PDF

Monopulse Radar Target Distinction And Its Implementation On FPGA Anuradha C, Ramesha K, Deepak B V N

PDF